@ARTICLE{Kavitha_S._A_2019,
 author={Kavitha, S. and Hashim, Fazida Hanim and Kamal, Noorfazila},
 volume={vol. 65},
 number={No 2},
 journal={International Journal of Electronics and Telecommunications},
 pages={313-318},
 howpublished={online},
 year={2019},
 publisher={Polish Academy of Sciences Committee of Electronics and Telecommunications},
 abstract={This paper proposes a unique method of an error detection and correction (EDAC) circuit, carried out using arithmetic logic blocks. The modified logic blocks circuit and its auxiliary components are designed with Boolean and block reduction technique, which reduced one logic gate per block. The reduced logic circuits were simulated and designed using MATLAB Simulink, DSCH 2 CAD, and Microwind CAD tools. The modified, 2:1 multiplexer, demultiplexer, comparator, 1-bit adder, ALU, and error correction and detection circuit were simulated using MATLAB and Microwind. The EDAC circuit operates at a speed of 454.676 MHz and a slew rate of -2.00 which indicates excellence in high speed and low-area.},
 type={Artykuły / Articles},
 title={A New Approach of an Error Detecting and Correcting Circuit by Arithmetic Logic Blocks},
 URL={http://ochroma.man.poznan.pl/Content/110229/PDF/42.pdf},
 doi={10.24425/ijet.2019.126316},
 keywords={EDAC, ALU, speed, block reduction, power, slew rate},
}